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Abstract. Intrinsic resistivity of any semiconductor
silicon layer strongly depends on dopants and impu-
rities concentrations. Structural properties, treating,
coating, finishing etc. affect dynamic resistance be-
haviour of a given p-n junction in a wafer. It is im-
portant for massively used photovoltaics, optoelectron-
ics, microelectronics, and other solid-state electronics.
In this work, efficient, universally applicable method-
ology is presented to investigate silicon resistive pa-
rameters. First, the silicon band gap models are stud-
ied. Influence of electrical resistivity on resistances and
complex impedance parts is investigated. Dynamic it-
erative numerical modelling and simulations combined
with sparse-matrix experimental measurements lead to
extrapolated behaviours of these resistive parameters.
All parameters are investigated within acceptable prac-
tical interval up to extremals.
Keywords
Electrical resistances, electrical resistivity,
modelling and simulation, silicon wafer.
1. Introduction
Electrical characterization of any silicon-based struc-
ture relates to its pure-form diamond crystallization
structure. Due to its temperature T dependent be-
haviour, a silicon doped layer bandgap voltage Eg(T )
at specified temperature T can be implicitly calcu-
lated from the Eg(0) at reference temperature of
T (0) = 300 K, as explained in references [1], [2], [3], [4],
[5] and [6]. Hot purification and deposition processes,
crystallization etc. influence random silicon granular-
ity, consequently its resistivity, as depicted in [7], [8],
[9] and [10]. The single-crystals and ultra-pure poly-
crystalline ingots at the impurity level under 10−9 %
are used for semiconductor, microelectronic or opto-
electronic production, while the rest at the impurity
level up to 10−4 % is used for photovoltaics. The in-
trinsic electrons and holes equal concentrations n = p
of the highly pure silicon were estimated in [11] and [12]
and, after some more experimental verifications, they
were modified in [13] to widely accepted n ≈ 1010 cm−3
at reference temperature.
To obtain wafers with required electrical properties,
monocrystalline, polycrystalline or amorphous silicon
slices are intentionally surface-doped by Sb donor for
p-type silicon and, P or B acceptors for n-type silicon,
mostly. Radial dopant gradients and striations cause
inhomogeneity of resistivity. SiO2/SiO and CO/CO2
impurities cause lower resistivity, under 50 Ω·cm at
reference temperature. Monocrystalline resistivity ex-
pands up to 180 Ω·cm or even above 200 Ω·cm. Ad-
ditional processes eliminate impurities thus the resis-
tivity increases up to 4000 Ω·cm for high-ohmic ap-
plications, as mentioned in [1], [2], [3], [4], [5], [6], [7],
[10] and [14]. The wettability of the resistivity strongly
influences the morphology of synthesized nanowire ar-
rays, too [15].
Electrical properties of silicon wafer cells are investi-
gated via linear models, like in [16] and [17], based on
single- or double-diode equivalent schematic diagrams.
Silicon carriers’ intrinsic mobility can be affected by
several operational influences like temperature etc., so
the structure of an optoelectronic telecommunications
component might be limited in use, as mentioned in
[18]. Besides, to detect structural defects, optical prop-
erties are widely tested in operation, as described in [1],
[6], [7], [19], [20] and [21].
In this work, the external electrical parameters set
of a specified polycrystalline silicon wafer cell is mea-
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sured at preferred temperature interval and used to
estimate intrinsic parameters relations and behaviour
at common temperature interval up to extremals. Fi-
nally, complex impedance and frequency response are




In the first sub-section, silicon band gap behaviour is
investigated using five common approaches. In the
next sub-section, relationships and behaviour of in-
trinsic parameters based on resistivity are investigated.
As the diode models are not practical for direct resis-
tivity estimation due to final encapsulation of a silicon
wafer cell, sparse data models and fast simulation of p-
n junction internal properties are applied in this work.
From the specified polycrystalline silicon wafer cell of
the size S = 20 cm2, external parameters like output
voltage Vout up to open-circuit voltage VOC = 1.92 V
and output current Iout up to short circuit current
ISC = 0.135 mA are obtained by fast acquisition within
temperature interval T ∈ (273.15. . . 353.15) K. Maxi-
mum power point voltage VMP P = 1.32 V and current
IMP P = 0.1202 mA are calculated. Based on such
sparse matrix parameters, intrinsic parameters like di-
mensionless ideality factor n, series resistance Rs (Ω),
shunt resistance Rsh (Ω), and complex impedance are
obtained using iterative modelling and simulation. Fi-
nally, complex resistance parameters and frequency re-
sponse are obtained for the specified wafer structure,
based on previous resistances calculations.
2.1. Band Gap Behaviour
Based on approaches in [1], [2], [3], [4], [5] and [6], the
band gap Eg(T ) simulated behaviour is obtained via
equations Eq. (1), Eq. (2), Eq. (3), Eq. (4) and Eq. (5),
at temperature interval T ∈ (0. . . 450) K:















Eg(T ) = Eg(0)−
αT 2
T + β = 1.166−
0.473T 2
T + 636 (eV ),
(2)





















Eg(T ) = Eg(0)−
απ2T 2∆2
3Θ (1 + ∆2) (eV ), (5)
where α = 0.473, β = 636 are experimentally obtained
material constants, Θp = 406 or Θ are estimated or
average phonon temperatures, while p and ∆ are silicon
material constant and phonon dispersion coefficient.































(a) Eg(T ) = f(T ) behaviour.
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(b) Absolute and relative deviations.
Fig. 1: Pure silicon intrinsic bandgap voltage.
Figure 1 shows the accuracy of the above five equa-
tions. Numerical results slightly vary with the simu-
lated temperature interval, with the absolute deviation
up to 0.00638 eV or relative deviation up to 0.5685 %
among the highest and the lowest values of the equa-
tions set.
2.2. Intrinsic Parameters Relations
and Behaviour
To investigate intrinsic parameters relations,
the iterative model is stated by equations system
Eq. (6), Eq. (7), Eq. (8) and Eq. (9):
180 © 2021 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING
OPTICS AND OPTOELECTRONICS VOLUME: 19 | NUMBER: 2 | 2021 | JUNE






















(RsIMP P − VMP P )










































where q = 1.602 · 10−19 C is electrical charge of the
electron, kB = 1.3806503 · 10−23 J·K−1 is the Boltz-
mann constant,W is the Lambert function, A = nkBTq ,
B = VMP P +RsIMP P .
Applying externally measured electrical parameters
VOC , ISC , VMP P , IMP P of the specified silicon wafer
cell in a sparse matrix leads to the required internal
resistances results depicted in Fig. 2. In the iterative
simulation process, initial pre-estimated ideality factor
n was stated from photovoltaics polycrystalline silicon
wafer cells values. Depending on external operational
conditions, it typically achieves ranges n ∈ (0.9. . . 1.3)
in monocrystalline, n ∈ (1.2. . . 1.7) in polycrystalline
and n ∈ (1.2. . . 2.5) in amorphous wafers, at standard
operational conditions.
The simulated series resistance Rs results into the
range of Rs = (11.2...12.4) Ω. To achieve compara-
bility with other dimensionality polycrystalline cells of
the same structure, the area size S and Rs values are
normalized to rs per 1 cm2 per characteristic resistance
in this work, via Eq. (9). Both simulations, the Rs in
Fig. 2(a) and the normalized rs in Fig. 2(b), achieve
nearly linear profiles within the temperature interval.
Very slight resistances rising at the higher tempera-
tures and ideality factor values are mainly caused by
the direct thermal heating, i.e., the higher electron mo-
bility, thus band gap contraction for the wafer cell.
Since the ideality factor n is a crucial life-cycle elec-
trical parameter of a wafer cell, it is practical to es-
timate its behaviour for the same wafer structure.
The simulated ideality factor n behaviour depicted in
Fig. 2(c) corresponds with above-mentioned ranges and
parameters, as can be seen from the inserted labels.
In Fig. 2(d), the very steep behaviour of the shunt
resistance Rsh is depicted. Based on the previously
estimated n = 1.526 at the operating temperature
T = 333.15 K, obtained from the experimental mea-
surements and calculations, the wafer cell should op-
erate in a limited temperature range, following the
only fan leaf. However, as from Fig. 2(c), the ide-
ality factor is not a constant. Consequently, the be-
haviour dynamically "shifts" to either higher or lower
n leafs, like indicated in the fan graph in Fig. 2(d),
where the only four leaves are illustrated from the
whole “constellation of n behaviour”, for the ideal-
ity factors n = {1.2, 1.6, 2.2, 3.8}. Furthermore, Rsh
is very strongly associated with the behaviour of Rs,
both dependent on temperature as well as structural or
degradation defects. Assuming a small shift of n value,
any small change of Rs is accompanied by an extreme
decrease of Rsh from × kΩ values to ×10 Ω. This rapid
decrease of Rsh comes up to curvature that represents
the saturation area of the p-n junction, up to the re-
gion of the electronic breakthrough. At very low Rsh,
a high current can cause permanent damage of an elec-
trical component. In Fig. 2(d), again, the size S of
the cell wafer plays crucial role in the Rsh values. The
numerical calculations run up to 16 kΩ border disconti-
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(d) Rsh = f(T, Rs).
Fig. 2: Behaviour of the polycrystalline silicon wafer cell intrinsic resistances.
nuity, followed by some dark-claret singularities under
the maximal values. The singularities and subsequent
area are pre-excluded. It is supposed that the Rsh elec-
tronic control might lead to a high level of controlled
green energy production in smart technologies.
2.3. Complex Impedance and
Frequency Response Behaviour
Any silicon wafer structure abounds in inter-layers
transition CT and diffusion CD capacitances. Such
parallel circuit is investigated via theory of electrical
systems, by transfer function. Its complex impedance
Żsyst composed of real and capacitive imaginary parts















where Rp is parallel resistance in (Ω), Cp is parallel
capacity in (F), ω is angular frequency in (rad·s−1).
Behaviour of the specified polycrystalline silicon
wafer cell is depicted in Fig. 3(a) by Bode diagram,
with respect to its frequency responses. The Bode
diagram magnitude-frequency line rises from −40 dB
with a +20 dB·dec−1 slope up to cut-off frequency
ωcut = 1.3 rad·s−1. Then, it settles to 0 dB i.e. loss-
less transmission, typical for ideal parallel RC resonant
circuits or wideband pass filter. The system does not
significantly affect the phase within the investigated
frequency band.
The real versus capacitive imaginary parts be-
haviour indicates coincidence between simulated re-
sults and impedance spectroscopy measurements. The
operational range of Rsh ∈ (10...1000) Ω is stated from
previous simulations and measurements. As from pre-
viously calculated Bode diagram of the specified wafer
cell, the angular frequency band spreads from zero at
maximum real part of impedance Remax to the maxi-
mum angular frequency of about ω = 22.4 rad·s−1 at
minimum real part of impedance Remin.
The frequency responses of real and imaginary
impedance parts both in Fig. 3(b) and Fig. 3(c) are
obtained from the silicon wafer resonant frequency
ωres correlation with external reference voltage Vref
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As can be seen from the results, the single-frequency
silicon wafer structure reaches the resonant peak and
slowly decreases along with the frequency. Such be-
haviour is typical for narrow-band crystal resonant fil-
ter. However, Fig. 3(b) indicates the deviation of the
ideally simulated capacitive part from the measured
values up to 10 %, caused by drift currents leakage
and structural inhomogeneity of the wafer cell.
(a) Bode diagram.
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Gain margin: Freq. (rad/s) 1
                      Gain (dB) -2.845
Phase margin: Freq. (rad/s) 3.572
                        Phase (deg) 16.26
(ra )
Angular frequency (rad/s)
(b) Real and imaginary parts relations.
(c) Impedance parts dependence on angular frequency.
Fig. 3: Complex parameters of the polycrystalline silicon wafer
cell.
3. Conclusion
In this work, electrical resistive parameters analysis
methodology was stated and generalized, using the
specified polycrystalline silicon wafer cell. Five com-
mon approaches of the silicon band gap behaviour
were compared. The external electrical parameters
set {VOC , VMP P , ISC , IMP P } of a specified polycrys-
talline silicon wafer cell was measured at preferred op-
erational temperature interval and used to estimate
{n,Rs, rs, Rsh, Re, Im} intrinsic parameters relations
and their behaviour at wide common temperature in-
terval T = 150...450 K or up to extremals. Finally,
frequency responses were estimated within operational
range. Such iterative modelling and simulation indi-
cate effective way to estimate highly appreciated in-
trinsic electrical parameters behaviours and their sta-
bility control in photovoltaics, optoelectronics, micro-
electronics or telecommunications.
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